

# RAVI LAKKAPPA BELLUBBI

✉ ravi.lakkappabellubbi@gwu.edu ☎ 2027252985 💻 ravi l bellubbi 🔗 rasilbellubbi 🎓 Ravi L Bellubbi 🌐 rasilbellubbi  
📍 Washington, DC - 20006

## 🎓 EDUCATION

### Master of Science - Computer Engineering (Specialization: VLSI & Computer Architecture); GPA : 3.53

The George Washington University

08/2023 – 05/2025  
Washington DC, USA

### Bachelor of Engineering - Electronics and Communication; CGPA : 7.73, Major GPA : 8.54

Dayananda Sagar College of Engineering

2018 – 2022  
Bangalore, India

## 💡 SKILLS

### OS, EDA, FPGA & CPLD Tools

Linux, Cadence - Xcelium, Virtuoso, Voltus & Innovus, Tetramax, QuestaSim, Makerchip, MPLAB X IDE, Quartus prime, Synopsys VCS, LT Spice, H Spice, WinMIPS64, Dinero, Scale-sim, Booksim2, Gems

### Hardware, Scripting & Assembly Languages

C, C++, C#, Verilog, TL-Verilog, System Verilog, VHDL, Nios ii, MATLAB, Simulink, Python, Perl, TCL, Bash, Makefile, Git, Git version control and Assembly language

### Protocols, Peripheral Controllers and Interfaces

Ethernet, PCI, PCIe, UART, AMBA, I2C, SPI, APB, AHB, AXI

### System Architectures

ASIC, FPGA, Memory, SoC, CPU, GPU, O-RAN

## 📁 WORK EXPERIENCE

### Trainee Intern - FPGA Design and Verification Engineer

Akkodis

06/2024 – 08/2024  
Kings of Prussia, USA

- Verified PCIe IP components (DLL Transmitter/Receiver, Replay Buffer etc.) using UVM testbenches in QuestaSim, while optimizing low-power RTL coding for the PCIe DLL layer and assisting with synthesis, timing closure, and FPGA prototyping.
- Developed formal verification methods for AHB2APB bridge and contributed to chip-level verification.
- Performed FPGA design verification using Cadence Innovus, generated coverage reports in QuestaSim, conducted ATGP with Synopsys VCS, and automated testbench setup using Perl/Python, makefile scripting improving test efficiency.

### Trainee Intern - Verification Engineer

Velodyne Lidar India Pvt. Ltd

07/2022 – 02/2023  
Bangalore, India

- Debugged Velarray M1600 by analyzing waveforms and understanding real-time testbench programming.
- Verified the scanner block in the Condor project by integrating MATLAB functions with SystemVerilog DPI-C, utilizing the Octave library in C/C++.
- Tested Lidar peripherals (top & bottom board) in the Next-Generation Platform project, gaining experience with MPLAB X IDE, IPE, Cheetah SPI host adapter, and Saleae Logic Analyzer.

### Trainee - Advanced VLSI Design & Verification

Maven Silicon

02/2022 – 08/2023  
Bangalore, India

- Excelled skills in the domains of DFT, FPGA Design, STA & Verification Methodologies such as OVM, UVM and Assertion based Verification: SVA.
- Developed projects such as Router 1x3 and AHB2APB Bridge Verification.

## 📁 PROJECTS

### AES Encryption Core

The George Washington University

03/2025

- Designed and implemented an AES-128 encryption core in Verilog, utilizing a 10-round pipelined architecture with SubBytes, ShiftRows, MixColumns, and AddRoundKey transformations for high-throughput encryption.
- Optimized FPGA resource utilization through register retiming and logic balancing, improving area and power efficiency.
- Performed synthesis, back-annotation, and layout analysis, generating STA reports for timing closure, area, and clock performance.
- Verified the design using Tmax ATPG for fault coverage analysis, conducted functional and gate-level simulations, and generated coverage reports to validate correctness.

### Machine Learning for Optimized Computer Architecture Designs

The George Washington University

12/2024

- Adjusted computer architecture parameters such as cache size, core frequency, voltage etc. for better performance, power efficiency, and reliability for CNN algorithm Accelerator
- Utilized Aladdin Gem5 and Smaug to evaluate area, power, execution time, energy consumption, and reliability, with my proposed architecture outperforming traditional heuristics by adapting to workloads.

### 64-QAM modulator

The George Washington University

12/2023

- Implemented a 64-bit QAM Modulator with SPI, Symbol Mapping, CDC FIFO, and Data Register blocks, capable of processing a 60 Mbit/sec datastream and storing data at 10 MHz.
- Performed synthesis, back-annotation, and layout, generating reports for timing, area, and clock performance. Verified the design using Tmax tool and generated coverage reports

### AHB2APB Bridge IP Core – Design & Verification

Maven Silicon

02/2023

- Designed the AHB-to-APB Bridge IP in Verilog by developing the micro-architecture and implementing pipelined AHB-slave logic with correct protocol conversion to the non-pipelined APB interface.
- Developed RTL for address phase, data phase, and handshake logic; validated single and burst read/write transfers using self-checking testbenches.
- Built a UVM-based verification environment, creating directed + constrained-random sequences to verify protocol conversion, wait-state behavior, response signaling, and peripheral selection.
- Implemented functional coverage models for AHB/APB transactions and achieved coverage closure and RTL sign-off through simulation, synthesis checks, and code-coverage analysis.